Industrial Automation

(Automação de Processos Industriais)

PLC Programming languages Ladder Diagram

http://users.isr.ist.utl.pt/~jag/courses/api1920/api1920.html

Prof. Paulo Jorge Oliveira, original slides Prof. José Gaspar, rev. 2019/2020

Syllabus:

Chap. 2 – Introduction to PLCs [2 weeks]

•••

Chap. 3 – PLC Programming languages [2 weeks]

Standard languages (IEC-61131-3):

Ladder Diagram; Instruction List, and Structured Text.


Software development resources.

•••

Chap. 4 - GRAFCET (Sequential Function Chart) [1 week]

PLC Programming languages* IEC 1131-3 changed to IEC 61131-3

Ladder Diagram




Structured Text

If %I1.0 THEN %Q2.1 := TRUE ELSE %Q2.2 := FALSE END_IF

Instruction List

LD %M12 AND %I1.0 ANDN %I1.1 OR %M10 ST %Q2.0


Sequential Function Chart (GRAFCET)





Relay ladder logic, i.e. electromagnetic relay control, was the basis to create a standard programming language.

A **Program** is a series of instructions that directs the PLC to execute actions.

Simplest programs are based in **physical addresses** naming **contacts** and **coils** or, in general, the so-called **operands**.







Ladder diagram Types of operands in Schneider DMY 28FK:

- CPU objects				Address	Name Type	Comment	4 1
i .		,	1	%I0.3.0	EBOOL	Comment	
System:	☐ %S ☐ %SW Select all		2	%I0.3.1	EBOOL		
Memory:			3	%10.3.1	EBOOL		
	E and E and E and		4	%I0.3.3	EBOOL		
	XKW XKD XKF Unselect a		5	%I0.3.4	EBOOL		
			6	%10.3.5	EBOOL		
			7	%10.3.5 %10.3.6	EBOOL		
			8	%10.3.6 %10.3.7	EBOOL		
— I/O Objects —			9	%10.3.7 %10.3.8	EBOOL		
Channel:	☐ %CH		10	%10.3.8 %10.3.9	EBOOL		
Configuration:	☐ %KW ☐ %KD ☐ %KF Select all	- 1	11	%I0.3.10	EBOOL		
_			12	%I0.3.10 %I0.3.11	EBOOL		
System:	☐ %MV		13	%10.3.11 %10.3.12	EBOOL		
Status:	☐ %MW Unselect a	ı []	14	%I0.3.12 %I0.3.13	EBOOL		
Parameter:			15	%10.3.13 %10.3.14	EBOOL		
Command:			16	%I0.3.14 %I0.3.15	EBOOL		
			17	%Q0.3.16	EBOOL		
Implicits:	▼ XI □ XIV □ XID □ XIF □ XIERR		18	%Q0.3.17	EBOOL		
	xQ ☐ xQV ☐ xQD ☐ xQF		19	%Q0.3.17	EBOOL		
Update —			20	%Q0.3.19	EBOOL		
	addresses		21	%Q0.3.10	EBOOL		
	Update grid with names, types and com	ments	22	%Q0.3.21	EBOOL		
	usages		23	%Q0.3.22	EBOOL		
	Filter on usage		24	%Q0.3.23	EBOOL		
			25	%Q0.3.24	EBOOL		
			26	%Q0.3.25	EBOOL		
				17040.3.23	LDOOL		✓

Ladder diagram Types of operands:

Bits	Description	Examples	Write access
Immediate values	0 or 1 (False or True)	0	-
Inputs/outputs	These bits are the "logic images" of the electrical states of the inputs/outputs. They are stored in the data memory and updated each time the task in which they are configured is polled. Note: The unused input/output bits may not be used as internal bits.	%I23.5 %Q51,2	No Yes
Internal	The internal bits are used to store the intermediary states during execution of the program.	%M200	Yes
System	The system bits %S0 to %S127 monitor the correct operation of the PLC and the running of the application program.	%S10	Accordin g to i
Function blocks	The function block bits correspond to the outputs of the function blocks or DFB instance. These outputs may be either directly connected or used as an object.	%TM8.Q	No
Word extracts	With the PL7 software it is possible to extract one of the 16 bits of a word object.	%MW10:X5	Accordin g to the type of words
Grafcet steps and macro- steps	The Grafcet status bits of the steps, macro-steps and macro-step steps are used to recognize the Grafcet status of step i, of macro-step j or of step i of the macro-step j.	%X21 %X5.9	Yes Yes

Basic Instructions


Load

Normally open contact: contact is active (result is 1) when the control bit is 1.

Normally closed contact: contact is active (result is 1) when the control bit is 0.

Contact in the **rising edge**: contact is active during a scan cycle where the control bit has a rising edge.

___N ___ Contact in the **falling edge**: contact is active during a scan cycle where the control bit has a falling edge.



Ladder diagram Basic Instructions

Load operands

Permitted operands


The following table gives a list of the operands used for these instructions.

Ladder	Instruction list	Structured text	Operands
	LD	:=	%I,%Q,%M,%S,%BLK,%•:Xk, %Xi, (True and False in instruction list or structured text)
$\dashv \vdash$	LDN	:=NOT	%I,%Q,%M,%S,%BLK,%•:Xk, %Xi, (True and False in instruction list or structured text)
P	LDR	:=RE	%I,%Q,%M
N	LDF	:=FE	%I,%Q,%M

Basic Instructions

Store

- ()— The result of the logic function activates the coil.
- —(/)— The inverse result of the logic function activates the coil.
- __(s)__ The result of the logic function energizes the relay (sets the latch).
- __(R)___ The result of the logic function de-energizes the relay (resets the latch)..



Ladder diagram Basic Instructions

Store operands


Permitted operands

The following table gives a list of the operands used for these instructions

Language data	Instruction list	Structured text	Operands
-()-	ST	:=	%I,%Q,%M,%S,%•:Xk
-(/)-	STN	:=NOT	%I,%Q,%M,%S,%•:Xk
<u>_(s)</u>	S	SET	%I,%Q,%M,%S,%•:Xk,%Xi Only in the preliminary processing.
-(R) $-$	R	RESET	%I,%Q,%M,%S,%•:Xk,%Xi Only in the preliminary processing.


Allen Bradley notation

Relays with latch and unlatch






Schematic of electromagnetic latching relay.




Relay-type instructions

Example:







Basic Instructions

AND of the operand with the result of the previous logical operation.


AND of the inverted operand with the result of the previous logical operation.

_____ P___


AND of the rising edge with the result of the previous logical operation.



AND of the falling edge with the result of the previous logical operation.




Basic Instructions



Ladder diagram Basic Instructions

XOR




%Q2.3 := %I1.1 XOR %M1;

%Q2.2 := NOT(%M2 XOR %I1.2);

%Q2.2 := %M2 XOR NOT(%I1.2);


Instruction list	Structured text	Description	Timing diagram
XOR	XOR	OR Exclusive between the operand and the previous instruction's Boolean result	XOR %I1.1 %M1 %Q2.3
XORN	XOR (NOT)	OR Exclusive between the operand inverse and the previous instruction's Boolean result	XORN %M2 %I1.2 %Q2.2
XORR	XOR (RE)	OR Exclusive between the operand's rising edge and the previous instruction's Boolean result	XORR %I1.3 %I1.4 %Q2.4
XORF	XOR (FE)	OR Exclusive between the operand's falling edge and the previous instruction's Boolean result.	XORF %M3 %I1.5 %Q2.5

Ladder assembling




The outputs that have a TRUE logical value, evaluated from the left to right and from the top to the bottom, are energized.

[Schneider, Micro PLCs]




The normally closed push button STOP drives the normally open contact Stop PB

Example:



The normally closed push button STOP drives the normally open contact Stop PB

Example:



STOP button normally open implies inverting that input in the ladder diagram.

Example:


Latch / Sealing, Feedback

Example 4-9


A motor control circuit with two stop buttons:

- When the start button is depressed, the motor runs.
- By sealing, it continues to run when the start button is released.
- The stop buttons stop the motor when they are depressed.


Relay Schematic




Ladder logic program



Gate logic




General case of Inputs and Outputs in parallel, with derivations




Note: it is important to study the **constraints** and **potentialities** of the development tools.

Imbricated (nested) contacts and alternative solution



Contacts in the vertical and alternative solution





Program with vertical contact





Fig. 5-29

Reprogrammed to eliminate vertical contact.

Contacts in the vertical and alternative solution

Another example:








Fig. 5-31

Reprogrammed circuit.

Solves the problem of disallowed right to left scanning (FDBC in fig5.30).



Solid-state timing relay



Pneumatic timing relay




Plug-in timing relay

Ladder diagram Temporized Relays or Timers (pneumatic)




Pneumatic timing relay




The instantaneous contacts change state as soon as the timer coil is powered. The delayed contacts change state at the end of the time delay.

On-delay, provides time delay when the relay coil is energized.




Off-delay, provides time delay when the relay coil is de-energized.



Tables: Relay *symbols* used for timed contacts.

Timer On-delay (TON)



Sequence of operation:

S1 open, TD de-energized, TD1 open, L1 off.

S1 closes, TD energizes, timing period starts, TD1 is still open, L1 is still off.

After 10 s, TD1 closes, L1 is switched on.

S1 is opened, TD de-energizes, TD1 opens instantly, L1 is switched off.

(a)





Fig. 7-3

On-delay timer circuit (NOTC contact). (a) Operation. (b) Timing diagram.



Sequence of operation:

S1 open, TD de-energized, TD1 closed, L1 on.

S1 closes, TD energizes, timing period starts, TD1 is still closed, L1 is still on.

After 10 s, TD1 opens, L1 is switched off.

S1 is opened, TD de-energizes, TD1 closes instantly, L1 is switched on.





Fig. 7-4

On-delay timer circuit (NCTO contact). (a) Operation. (b) Timing diagram.

Timer Off-delay (TOF)



Sequence of operation:

S1 open, TD de-energized, TD1 open, L1 off.

S1 closes, TD energizes, TD1 closes instantly, L1 is switched on.

S1 is opened, TD de-energizes, timing period starts, TD1 is still closed, L1 is still on.

After 10 s, TD1 opens, L1 is switched off.

(a)





Fig. 7-5

Off-delay timer circuit (NOTO contact). (a) Operation. (b) Timing diagram.



Sequence of operation:

S1 open, TD de-energized, TD1 closed, L1 on.

S1 closes, TD energizes, TD1 opens instantly, L1 is switched off.

S1 is opened, TD de-energizes, timing period starts, TD1 is still open, L1 is still off.

After 10 s, TD1 closes, L1 is switched on.

(a)




Fig. 7-6

Off-delay timer circuit (NCTC contact). (a) Operation. (b) Timing diagram.

Temporized Relays

or Timers (PLC)

%TMi

IN Q


MODE: TON
TB: 1mn

TM.P: 9999
MODIF: Y


Characteristics: Identifier: %TMi 0..63 in the TSX37 IN to activate Input: Mode: **TON Timer On delay TOF Timer Off delay Monostable** TP Time basis: TB 1mn (def.), 1s, 100ms, 10ms Programmed value: %TMi.P 0...9999 (def.) period=TB*TMi.P Actual value: %TMi.V 0...TMi.P (can be read or tested) can be modified from Modifiable: Y/N the console

Temporized Relays

or Timers (PLC)



TON mode



Phase	Description			
The timer is started with a rising edge on the IN input				
2	The current value %TMi.V of the timer increases from 0 to %TMi.P by one unit at each pulse of the time base TB			
3 The %TMi.Q output bit moves to 1 when the current value has reached				
The %TMi.Q output bit stays at 1 while the IN input is at 1.				
5	When the IN input is at 0, the timer is stopped even if it is still running: %TMi.V takes the value 0.			


App. example: start ringing the alarm if N sec after door open there is no disarm of the alarm.

TOF mode

Ladder diagram

Temporized Relays

or Timers (PLC)



(3) (5) (5) %TMi.P

Phase	Description
1	The current value %TMi.V takes 0, on a rising edge of the IN input (even if the timer is running)
2	The %TMi.Q output bit moves to 1.
3	The timer is started with a falling edge on the IN input.
4	The current value %TMi.P increases to %TMi.P by one unit at each pulse of the time base TB.
5	The %TMi.Q output bit returns to 0 when the current value has reached %TMi.P

App. example: turn off stairways lights after N sec the lights' button has been released.

%TMi.V-

TP mode

Temporized Relays

or Timers (PLC)


%TMi

IN Q

MODE: TP
TB: 100msec

TM.P: 5
MODIF: Y


Works as a monostable or as a pulse generator (with pre-programmed period)



Phase	Description
1	The timer is started with a rising edge on the IN input
2	The %TMi.Q output bit moves to 1.
3	The current value %TMi.V of the timer increases from 0 to %TMi.P by one unit at each pulse of the time base TB
4	The %TMi.Q output bit returns to 0 when the current value has reached %TMi.P.
5	When the IN input and the %TMi.Q output are at 0, %TMi.V takes the value 0.
6	This monostable cannot be reactivated.

App. example: positive input edge give a controlled (fixed) duration pulse to start a motor.


Timers in PL7 vs Unity (Schneider)



Input EN and output ENO are facultative

Timers in the Allen-Bradley PLC-5

Two alternative representations








Fig. 7-8

Block-formatted timer instruction.

Timers implementation in the Allen-Bradley PLC-5:




Timers operation in the Allen-Bradley PLC-5




 $EN = Enable\ Bit$ $TT = Timer-Timing\ Bit$ $DN = Done\ Bit$

Example of timer on-delay



Page 39

Example of a timer on-delay that sets an output after a count-down



Example of timer on-delay





Fig. 7-13

Starting-up warning signal circuit.

Example of timer on-delay

Coil is energized if the switch remains closed for 12 seconds



Solenoid valve timed closed.

PS₁

(Lube oil pressure switch

Å 1TD-1

(15 s)

Lube oil pump motor

Main drive

motor

Feed

motor

M1-1

Ladder diagram


Example of timer on-delay

• If PB2 is activated, powers on the oil pumping motor.


• When the pressure augments, PS1 detects the increase and

activates the main motor.


• 15 seconds later the main drive motor starts.




Example of timer programmed as off-delay



Example of timer programmed as off-delay




Example of timer programmed as off-delay



Programming a pneumatic off-delay timer circuit.


Programming a pneumatic off-delay timer circuit.

Example of timers programmed as off-delay and on-delay





Timers


Animated demonstration:



Retentive Timers







Example of *retentive timers*





Fig. 7-22

Retentive on-delay alarm program.

Leatdetivli Agmens

Animated demonstration:

(search this function on Schneider PLCs or discuss implementation)



T000 = retentive timer


0002 = push button (counted while ON)

 $0001 = reset \ push \ button$

 $0500 = lamp \ output$

Example:

- SW ON to start operation
- Before motor starts, lubrificate 10 s with oil.
- SW OFF to stop. (lubrificate 15 s more).
- After 3 hours of pump operation, stop motor and signal with pilot light.
- Reset available after servicing.



Cascaded Timers




Fig. 7-24

Sequential time-delayed motor-starting circuit.

Start 3 motors T=0, t=20, t=40sec

Cascaded Timers (bistable system)




Fig. 7-25

Annunciator flasher program.

Timers for very long time intervals




Fig. 7-26

Cascading of timers for longer time delays.

Example of a semaphore




Fig. 7-27

Control of traffic lights in one direction.

Example of a semaphore in both directions

Red	30 s on	
Green Amber	25 s on 5 s on	





Fig. 7-28 (continued)

Control of traffic lights in two directions.

Example of a semaphore in both directions



(a) Ladder logic

Counters



Some applications...




Fig. 8-3

Counter applications. (Courtesy of Dynapar Corporation, Gurnee, Illinois.)

XXX

PR: YYY AC: 000 ◀

Preset counter

value

Type of counter

Increments counter by 1


false-to-true

for each

Ladder diagram

Implementation of Counters in the PLC-5 of *Allen-Bradley*:

Internal structure representation



(b) Allen-Bradley PLC-2 timer accumulated value word (bit addressing is in octal)


Counter address

Accumulated

counter value

Implementation of Counters in the PLC-5 of *Allen-Bradley*:


Two alternative representations:




Coil-formatted counter and reset instructions

Block-formatted counter instruction


Chap. 3 - PLC Programming languages






Page 63

Example





Start/stop station
(a) Process flow diagram

Count reset


button

1. Start conveyor motor

Conveyor motor

- 2. Passing cases increment counter
- 3. After 50 cases, stop motor

Chap. 3 - PLC Programming languages



Up/down-counters

Example:

Finite parking garage




Fig. 8-17

Parking garage counter.

Cascaded Counters

Example:




Fig. 8-21

Counting beyond the maximum count.

901 Rung 1 **Cascaded Counters** PR: 600 TB: 0.1 s 901 **Example:** Count Rung 2 PR: 60 902 24 hours clock Rung 3 PR: 24 901 Rung 4 902 *Note "auto-reset" of counters* Reset Rung 5 after "count-done". 903 903 Rung 6 Fig. 8-23

A 24 h alaak pro

A 24-h clock program.

Cascaded Counters

Example:

Memory time of event Internal relay OFF stops clock






Fig. 8-24

Program for monitoring the time of an event.

Incremental Encoder

counter measures **rotation angle** or **rotation speed** (if divided by time)







Incremental Encoder

Example:

counter as a "length sensor"






Example with counters and timers (cont.):

Specs:


- Starts M1 conveyor upon pushing button.
- After 15 plates stops M1 and starts conveyor M2.
- M2 operates for 5 seconds and then stops.
- Restart sequence.



Example with counters and timers (cont.):

Specs:

- Starts M1 conveyor upon pushing button.
- After 15 plates stops M1 and starts conveyor M2.
- M2 operates for 5 seconds and then stops.
- Restart sequence.



Example with counters and timers (cont.):

Specs:

- Starts M1 conveyor upon pushing button.
- After 15 plates stops M1 and starts conveyor M2.
- M2 operates for 5 seconds and then stops.
- Restart sequence.




Fig. 8-30
Product flow rate program.

Example with counters and timers (cont.):

To use a timer to command a counter, to implement large periods of time.





Fig. 8-31

Timer driving a counter to produce an extremely long time-delay period.

Counters

Example:



Counters in PL7

Characteristics:

%Ci

R
R
F
S
CP: 9999
MODIF: Y
D
CU
CD
F

Identifier: %Ci 0..31 in the TSX37

Value progr.: %Ci.P 0...9999 (def.)

Value Actual: %Ci.V 0...Ci.P (only to be read)

Modifiable: Y/N can be modified from

the console

Inputs: R Reset Ci.V=0

S Preset Ci.V=Ci.P

CU Count Up


CD Count Down

Outputs: E Overrun %Ci.E=1 %Ci.V=0->9999

D Done %Ci.D=1 %Ci.V=Ci.P

F Full %Ci.F=1 %Ci.V=9999->0


Counters in Unity Pro



CU "0" to "1" => CV is incremented by 1

$$CV \ge PV \Rightarrow Q := 1$$

$$R=1 \Rightarrow CV:=0$$




CU "0" to "1" => CV is incremented by 1
CD "0" to "1" => CV is decremented by 1

Nota:

Ladder diagram

Numerical Processing	Note.	
Algebraic / Arithmetic and Logic Functions	%M %K %S	memory constant system



Numerical Processing

Arithmetic Functions


+	addition of two operands	SQRT	square root of an operand				
-	subtraction of two operands	INC	incrementation of an operand				
*	multiplication of two operands	DEC	decrementation of an operand				
1	division of two operands ABS absolute value of an operand						
REM	remainder from the division of 2 operands						

Operands

Туре	Operand 1 (Op1)	Operand 2 (Op2)
Indexable words	%MW	%MW,%KW,%Xi.T
Non-indexable words	%QW,%SW,%NW,%BLK	Imm.Val.,%IW,%QW,%SW,%NW, %BLK, Num.expr.
Indexable double words	%MD	%MD,%KD
Non-indexable double words	%QD,%SD	Imm.Val.,%ID,%QD,%SD, Numeric expr.

Numerical Processing

Example:



Use of a system variable:

%S18 – flag de overflow

Numerical Processing

Logic Functions

AND (bit by bit) between two operands		
OR	logical OR (bit by bit) between two operands	
XOR	exclusive OR (bit by bit) between two operands	
NOT	logical complement (bit by bit) of an operand	

Comparison instructions are used to compare two operands.

- >: tests whether operand 1 is greater than operand 2,
- >=: tests whether operand 1 is greater than or equal to operand 2,
- <: tests whether operand 1 is less than operand 2,
- <=: tests whether operand 1 is less than or equal to operand 2,
- =: tests whether operand 1 is different from operand 2.


Operands

Туре	Operands 1 and 2 (Op1 and Op2)
Indexable words	%MW,%KW,%Xi.T
Non-indexable words	Imm.val.,%IW,%QW,%SW,%NW,%BLK, Numeric Expr.
Indexable double words	%MD,%KD
Non-indexable double words	Imm.val.,%ID,%QD,%SD,Numeric expr.

Numerical Processing

Example:

Logic functions



Numerical Processing

Priorities on the execution of the operations

Rank	Instruction
1	Instruction to an operand
2	*,/,REM
3	+,-
4	<,>,<=,>=
5	=,<>
6	AND
7	XOR
8	OR

Structures for Control of Flux

JUMP instructions:

Conditional and unconditional

Jump instructions are used to go to a programming line with an %Li label address:

- JMP: unconditional program jump
- JMPC: program jump if the instruction's Boolean result from the previous test is set at 1
- JMPCN: program jump if the instruction's Boolean result from the previous test is set at 0. %Li is the label of the line to which the jump has been made (address i from 1 to 999 with maximum 256 labels)


Structures for Control of Flux

Example:

Use of jump instructions

Attention to:

- INFINITE LOOPS ...
- It is not a good style of programming!...
- Does not improove the legibility of the proposed solution.



main2


SR10

(C)-


Ladder diagram


Structures for Control of Flux

Subroutines



Call and Return






%M8

Structures for Control of Flux

Halt

Stops all processes!

Events masking



There are other advanced instructions (see manual)

- Monostable
- Registers of 256 words (LIFO ou FIFO)
- DRUMs
- Comparators
- Shift-registers

•••

- Functions to manipulate *floats*
- Functions to convert bases and types

Numerical Tables

Туре	Format	Maximum address	Size	Write access
Internal words	Simple length	%MWi:L	i+L<=Nmax (1)	Yes
	Double length	%MWDi:L	i+L<=Nmax-1 (1)	Yes
	Floating point	%MFi:L	i+L<=Nmax-1 (1)	Yes
Constant words	Single length	%KWi:L	i+L<=Nmax (1)	No
	Double length	%KWDi:L	i+L<=Nmax-1 (1)	No
	Floating point	%KFi:L	i+L<=Nmax-1 (1)	No
System word	Single length	%SW50:4 (2)	-	Yes

```
%M0

%MW0:10:=%MW20:10+100

%I3.2

%MW50:5:=%KD0:5+%MD0:5

%I3.3

P %MW0:10:=%KW0:10*%MW20
```

Ladder diagram Schneider Micro PLC, system information: system bits

Bit	Function	Description	Initial state	TSX37	TSX57
%S0	Cold start	Normally on 0, this bit is set on 1 by: loss of data on power restart (battery fault), the user program, the terminal, cartridge uploading, pressing on the RESET button. This bit goes to 1 during the first complete cycle. It is reset to 0 before the following cycle. (Operation)	0	YES	YES
%S1	Warm restart	Normally on 0, this bit is set on 1 by: • power restart with data save, • the user program, • the terminal. It is reset to 0 by the system at the end of the first complete cycle and before output is updated. (Operation)	0	YES	YES
%S4	Time base 10ms	An internal timer regulates the change in status of this bit. It is asynchronous in relation to the PLC cycle. Graph: 5ms 5ms	-	YES	YES
%S5	Time base 100 ms	Idem %S4	-	YES	YES
%S6	Time base 1 s	Idem %S4	-	YES	YES
%S7	Time base 1 mn	Idem %S4	-	YES	YES

See manual for the remaining 100 bits generated...


Ladder diagram Schneider Micro PLC, System information: system words


Words	Function	Description	Management
%SW0	Master task scanning period	The user program or the terminal modify the duration of the master task defined in configuration. The duration is expressed in ms (1.255 ms) %SW0=0 in cyclic operation. On a cold restart: it takes on the value defined by the configuration.	User
%SW1	Fast task scanning period	The user program or the terminal modify the duration of the fast task as defined in configuration. The duration is expressed in ms (1.255 ms) On a cold restart: it takes on the value defined by the configuration.	User
%SW8	Acquisition of task input monitoring	Normally on 0, this bit can be set on 1 or 0 by the program or the terminal. It inhibits the input acquisition phase of each task. ◆ %SW8:X0 =1 assigned to MAST task: outputs linked to this task are no longer guided. ◆ %SW8:X1 =1 assigned to FAST task: outputs linked to this task are no longer guided.	User
%SW9	Monitoring of task output update	Normally on 0, this bit can be set on 1 or 0 by the program or the terminal. Inhibits the output updating phase of each task. ◆ %SW9:X0 =1 assigned to MAST task: outputs linked to this task are no longer guided. ◆ %SW9:X1 =1 assigned to FAST task: outputs linked to this task are no longer guided.	User
%SW10	First cycle after cold start	If the bit for the current task is on 0, this indicates that the first cycle is being carried out after a cold start. • %SW10:X0: is assigned to the MAST Master task • %SW10:X1: is assigned to the FAST fast task	System
%SW11	Watchdog duration	Reads the duration of the watchdog as set in configuration. It is expressed in ms (10500 ms).	System

See manual for the remaining 140 words generated...

IST / DEEC / API

Schneider Premium System information: system bits, system words






IST / DEEC / API

%S0 COLDSTART	Function	Cold start						
	Initial State	1 (1 cycle)	ycle)					
		M340: Yes M580: Yes		ntum: Yes entum Unity: Yes	Premium Atrium:			
	Normally on 0, t	nis bit is set on 1 by	:					
• the	the user progthe terminala change of o	cartridge (PCMCIA	on Premium ar	nd Quantum)				
	This bit is set to mode. It is reset	40		d cycle of the PLC eith	er in RUN o	or in STOP		
	To detect the first	%51	Function Warm restart					
	In Safe mode, th	is WARMSTART	Initial State	0				
	%S0 is not alwa needed, %S21 s	·	Platforms	M340: Yes M580: Yes		Quantum: Momentum		Premium: Yes Atrium: Yes
	For details on or	pe				Womentum	Officy. 165	
	 Premium, Qu or Modicon N 			(1) except for safety PLCs				
	• or <u>BME P58</u>	 1	Normally at (), this bit is set to 1 by	y:			
		_	power isthe user pthe terminal	_	ve,			
			It is reset to 0 updated.) by the system at the	e end of the	e first complete	e cycle and be	fore the outputs are
			This bit is no	t available on Quantu	ım Safety F	PLCs.		
				lways set in the first s 21 should be used in:		PLC. If a sign	al set for every	start of the PLC is

IST / DEEC / API

%SW0	Function	Master task scanning period						
MASTPERIOD	Initial State	0						
Not the cyclic	Platforms	M340: Yes M580: Yes (1) except for safety	M580: Yes Momentum Unity: Yes Atrium: Yes					
period	terminal.	nis word is used to modify the period of the master task via the user program or via the rminal. The period is expressed in ms (1255 ms)						
	%SW0=0 in c	V0=0 in cyclic operation.						
	On a cold restart: it takes the value defined by the configuration.							
%SW1	Function	FAST task scanning period						
FASTPERIOD	Initial State	0	0					
	Platforms	M340: Yes M580: Yes Quantum: Yes ⁽¹⁾ Momentum Unity: No Premium: Yes Atrium: Yes						
		(1) except for safety	PLCs					
	This word is u	sed to modify the period	of the FAST task via the user p	rogram or via the				
	The period is	The period is expressed in milliseconds (1255 ms).						
	On a cold rest	tart, it takes the value de	fined by the configuration.					
	NOTE: This v	NOTE: This word is not available on Quantum safety PLCs.						



A program can be built from:

Tasks, that are executed cyclically or periodically.

Tasks MAST / FAST / AUX are built from:

Sections

Subroutines

Event processing, that is carried out before all other tasks.

Event processing is built from:


Sections for processing time controlled events


Sections for processing hardware controlled events

Unity - Project Browser

MAST – Master Task Program

- Composed by sections
- Execution Cyclic or Periodic






Cyclical execution consists of stringing cycles together one after the other with no waiting time between the cycles.

In **Periodic** mode, you determine a specific time (period) in which the master task must be executed. If it is executed under this time, a waiting time is generated before the next cycle. If it is executed over this time, a control system indicates the overrun. If the overrun is too high, the PLC is stopped.

Page 97

FAST – Fast Task Program

Priority greater than MAST



- Executed Periodically (1-255ms)
- Verified by a *Watchdog*, impacts on %S11
- %S31 Enables or disables a FAST
- %S33 gives the execution time for FAST

Event Processes – Processes that can react to external changes (16 in the Micro 3722 EV0 to EV15)

Priority greater than MAST and FAST!

Event Generators

- Inputs 0 to 3 in module 1, given transitions
- Counters
- Upon telegrams reception
- %S38 Enables or disables event processes

(also with MASKEVT() or UNMASKEVT())

Each PLC has limitations in terms of connections

Example:





Fig. 5-27


Typical PLC matrix limitation diagram. The exact limitations are dependent on the particular type of PLC used. Programming more than the allowable series elements, parallel branches, or outputs will result in an error message being displayed.

It is important to learn the potentialities and ... the limitations of the developing tools,

i.e. STUDYING the manuals is a MUST.



Last but not least, *learn how to develop and debug programs* (and how to do some fine tuning).



Last but not least, *learn how to develop and debug programs* (and how to do some fine tuning).

